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Abstract—Programmable network switches promise flexibil-
ity and high throughput, enabling applications such as load
balancing and traffic engineering. Network measurement is a
fundamental building block for such applications, including tasks
such as the identification of heavy hitters (largest flows) or the
detection of traffic changes.
However, high-throughput packet processing architectures
place certain limitations on the programming model, such as
restricted branching, limited capability for memory access, and a
limited number of processing stages. These limitations restrict the
types of measurement algorithms that can run on programmable
switches. In this paper, we focus on the RMT programmable
high-throughput switch architecture, and carefully examine its
constraints on designing measurement algorithms. We demon-
strate our findings while solving the heavy hitter problem.
We introduce PRECISION, an algorithm that uses Probabilistic
Recirculation to find top flows on a programmable switch. By
recirculating a small fraction of packets, PRECISION simplifies
the access to stateful memory to conform with RMT limitations
and achieves higher accuracy than previous heavy hitter detection
algorithms that avoid recirculation. We also analyze the effect of
each architectural constraint on the measurement accuracy and
provide insights for measurement algorithm designers.
I. INTRODUCTION
Programmable network switches enable rapid deployment of
network algorithms such as traffic engineering, load balancing,
quality-of-service optimization, anomaly detection, and intru-
sion detection [7], [16], [19], [21], [29].
Measurement capabilities are often at the core of such
applications, as they extract information from traffic to make
informed decisions [17]. Typically there are millions of net-
work flows to monitor [30], [32] and ideally each flow is
allocated some memory for storing its measurement statistics.
Coping with the 100 Gbps line rate requires the measurement
to be stored in fast but limited-capacity SRAM memory.
However, SRAM is too small for keeping exact flow statistics
for every flow. Heavy Hitter algorithms only store flow state
for the largest flows to overcome this limitation. This approach
exposes a trade-off between memory space and accuracy,
where additional space improves the accuracy.
There are two types of solutions for heavy hitter detec-
tion problem — counter-based algorithms and sketch-based
algorithms. Counter-based algorithms maintain a bounded-size
flow cache. Only a small portion of the flows are measured,
and each monitored flow has its own counter [13], [27]. Exam-
ples of counter-based algorithms include Lossy Counting [27],
Frequent [22], Space-Saving [28], and RAP [5]. In sketch-
based algorithms, counters are implicitly shared by many
flows. Examples of sketch-based algorithms include Multi
Stage Filters [18], Count-Min Sketch [14], Count Sketch [10],
Randomized Counter Sharing [24], Counter Tree [11], and
UnivMon [26].
Heavy hitter measurement has two closely related goals. In
the frequency estimation problem, we wish to approximate the
size of a flow whose ID is given at query time. Alternatively,
in the top-k problem, the algorithm is required to list the k
top flows. In general, sketch algorithms solve the frequency
estimation problem but require additional efforts to address
the top-k problem. For example, UnivMon [26] uses heaps
alongside the sketches to track the top flows. FlowRadar [25]
and Reversible Sketch [31] encode flow ID in the sketch,
and have a small probability to fail to decode. In contrast,
counter algorithms already store flow identifiers and can
directly solve the top-k problem. While sketch algorithms are
readily implementable in programmable switches, supporting
top-k measurements is a strong motivation for deploying
counter algorithms in such switches. Unfortunately, high-
performance packet processing imposes severe restrictions on
the programming model which makes implementing counter
algorithms a daunting task.
Contribution. Our work summarizes the restrictions of the
Reconfigurable Match Tables (RMT) [9] switch programming
model in the context of measurement algorithm design. The
RMT breakthrough design allows a pipeline multiple match-
action tables of different widths and depths and was recently
described as a “key enabling technology for the support of the
emerging P4 data plane programming” [15]. We divide the
RMT restrictions into four easy-to-understand rules: limited
branching, limited concurrent memory access, single stage
memory access, and fixed number of stages.
We present Probabilistic RECirculation admisSION (PRE-
CISION) – a heavy hitter algorithm that is fully compatible
with the RMT high-performance programmable switch archi-
tecture. PRECISION is implemented in the P4 language and
can be compiled to the newly released Barefoot Tofino [1]
programmable switch that achieves multiple Tbps of aggre-
gated throughput. The P4 source code of PRECISION can be
found at [2]. The core idea behind PRECISION is probabilis-
tic recirculation; PRECISION randomly recirculates a small
portion of packets from unmonitored flows; when a packet
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is recirculated, it passes through the programmable switching
pipeline twice. In the first pipeline pass, we try to match a
packet to an existing flow entry; if this succeeds, we increment
its counter. If unmatched, we probabilistically recirculate it to
claim an entry with the new packet’s flow ID. Using the packet
recirculation feature greatly simplifies the memory access
pattern without significantly degrading throughput, while by
carefully setting the recirculation probability we can achieve
high monitoring accuracy.
Previous suggestions include HashParallel and HashPipe
[34], two counter-based heavy hitter detection algorithms
proposed specifically for running on high-throughput pro-
grammable switches. They both maintain a d-stage flow table
tailored to the pipeline architecture of programmable switches
but differ in whether to recirculate an unmatched packet.
HashPipe never recirculates packets and always inserts the
new entry, which yields high throughput but lower accuracy.
Instead, HashParallel recirculates every unmatched packet,
which achieves much better accuracy but lowers the through-
put. In contrast, PRECISION only recirculates a tiny portion of
the unmatched packets with a minimal impact on performance.
This approach allows PRECISION to conform to the RMT
memory access restrictions and also improves accuracy over
HashPipe, especially for heavy-tailed workloads. We then
analyze the impact of each RMT constraint individually and
find that most limitations have little effect in practice. We
also show that HashPipe [34] cannot satisfy both the limited
branching rule and the single stage memory access rule, and is,
therefore, challenging to implement in the RMT model. This
highlights the importance of our study of the model limitations
for researchers and practitioners alike.
Finally, we evaluate PRECISION on real packet traces
and show that it improves on the state-of-the-art for high-
performance programmable switches (HashPipe) for the two
variants of the heavy hitter problem. It is up to 1000 times
more accurate than HashPipe for the frequency estimation
problem and reduces the space required to correctly identify
the top-128 flows by a factor of up to 32 times. When
compared to general (software) heavy hitter algorithms, PRE-
CISION often has similar accuracy compared to Space-Saving
and RAP. Interestingly, approximating the desired recirculation
probability appears very important, with a stage-efficient 2-
approximate solution PRECISION requires at most four times
as much memory as RAP. When we dedicate more hardware
pipeline stages to achieve a better approximation, the perfor-
mance gap between PRECISION and RAP diminished.
Paper Outline. The paper is structured as follows. Sec-
tion II outlines the programming restrictions of the RMT high-
performance switch architecture and their impact on designing
data plane algorithms. Section III introduces the reader to
the heavy hitter detection problem and surveys related work.
Section IV discusses the implementation of PRECISION,
specifically how we adapt to the limitations imposed by the
RMT architecture. We present theoretical analysis on bounding
the amount of recirculation in Section V. In Section VI, we
evaluate PRECISION, by first quantifying the impact of each
adaptation on the accuracy, and then position it within the field
by comparing it with other heavy-hitter detection algorithms.
Finally, we conclude in Section VII.
II. CONSTRAINTS OF PROGRAMMABLE SWITCHES
The emergence of P4-based programmable data plane [8]
is an exciting opportunity to push network algorithms to
programmable switches. In this section, we give a brief intro-
duction of the recently developed RMT [9] high-performance
programmable switch architecture and then explain its pro-
gramming model and its restrictions in the context of network
measurement algorithm design.
The RMT architecture uses a pipeline to process packets.
At a glance, the packet first goes into a programmable packet
header parser that extracts the header fields, and then traverses
a series of pipeline stages, and finally is emitted through a
deparser. Each stage includes a Match-Action Table, which
first performs a Match that reads some packet header fields
and matches them with a list of values. Then, it performs
the corresponding Action on the packet, which can be routing
decisions or modifying header field variables. RMT promises
Tbps-level throughput which is achieved by limiting the com-
plexity of pipeline stages. These typically run at a fixed clock
cycle ≥ 1 GHz (i.e., ≤ 1µs processing time), permitting only
elementary actions. Flexibility is achieved by allowing many
parallel actions in the same stage, and by connecting many
simple stages into a pipeline.
Our case-study of heavy hitter measurement in this model
exposed the following restrictions which we survey below.
Simple Per-stage Actions (Limited Branching). Each
pipeline stage can only execute primitive arithmetic. For exam-
ple, division is much slower than addition; thus the switching
hardware usually does not support division. Also, branching
operations are expensive, and the hardware pipeline may only
support very limited branching within stages (but can perform
complex branching across stages), as illustrated in Figure 1a.
Therefore, we cannot perform arbitrary computation and have
to redesign the algorithm to fit the architecture.
Limited Concurrent Memory Access. A small amount
of static random access memory (SRAM) is attached to
each hardware stage for stateful processing. As illustrated in
Figure 1b, when a packet arrives, it can access one, or a few,
addresses in the memory region but not read or write the entire
memory block, again due to per-stage timing requirement.
From an algorithm design perspective, this means we can only
read from or write to memory at specific addresses, and there-
fore cannot compute even the most straightforward functions
globally, e.g., find a minimum across many array elements.
Single Stage Memory Access. Each stage is processing
a different packet at any given time. Therefore, allowing two
packets to access the same memory region may cause a read-
write hazard, shown in Figure 1c. The RMT architecture
avoids this by allowing access to stateful memory blocks only
from one particular pipeline stage. Thus, our algorithm can
only access each memory region once as the packet is going
through the pipeline. We need to recirculate a packet, causing
Stage 1
If (·) ?
Stage 2 Stage d
(a) Restriction I: Limited in-stage branching
Stage 1
memory
Stage 2 Stage d
(b) Restriction II: Limited memory access within a stage
Stage 1
memory
Stage 2 Stage d
(c) Restriction III: One memory address cannot be accessed from
multiple stages
Fig. 1: Illustration of some restrictions imposed by RMT
pipeline model for designing measurement algorithm.
it to go through the entire pipeline again, in order to access
the same memory block twice. Recirculation is expensive as it
reduces the rate that incoming packets can access the pipeline.
Even in more recently proposed architecture like dRMT [12]
where memory resources are dynamically allocated to different
hardware stages, we still cannot allow accessing the same
memory region from two different pipeline stages. Therefore,
the restriction we describe seems fundamental.
Fixed Number of Stages. For guaranteeing a low per-
packet latency, the switch cannot have too many pipeline
stages. In our case, since the pipeline is not very long, the total
number of operations performed on a packet cannot exceed
a hardware-imposed constant. Again, we can circumvent the
limit by recirculating some packets, with a throughput impact.
Discussion. While these restrictions target specifically the
newly proposed RMT architecture, we believe that future high-
throughput switching architectures are likely to have similar
constraints due to the throughput and latency requirements
they need to satisfy.
We also note that capabilities prepared for packet forward-
ing can be exploited by measurement algorithms as well.
The Match-Action Table model specifies that each pipeline
stage will use a part of packet header data (e.g., a network
address) to perform a lookup in a match table, and subse-
quently executes the corresponding action in the table (e.g., a
forwarding destination). In our algorithm design perspective,
this means we can perform parallel lookups on intermediate
variable cheaply. Beyond exact matching, the architecture also
supports ternary and longest-prefix matching.
Note that the TCAM memory used in table lookup is dif-
ferent from the memory used for stateful processing (SRAM)
mentioned earlier. TCAM allows for parallel reads, but writing
may not finish in constant time. Hence it can only be modified
by the switch control plane but not within the data plane (by
the packet being processed, in one pipeline clock cycle). Thus,
the parallel-readable lookup tables are “read-only” for the
packet, and writable memory must be accessed by addresses.
III. PROBLEM DEFINITION AND EXISTING SOLUTIONS
This section formally defines the problems addressed in this
work as well as surveys the relevant related work.
A. Problem statement
Our work targets two common measurement forms, the
frequency estimation problem and the top-k problem. For both,
we refer to a quasi-infinite packet stream, where each packet
is associated with a flow as explained below.
A flow refers to a particular subset of the packet stream
that we choose to combine and analyze as a whole. For
example, a flow may apply to a TCP or a UDP connection, in
which case the connection five-tuple (source and destination
IP, protocol, source and destination port) becomes the flow
identifier. Alternatively, a flow may refer to just the source IP
address, or just the destination IP and port pair. In any case,
we assume that a flow identifier is available from some fields
of the packet header, and that flows partition the stream such
that each packet belongs to a single flow.
We denote the frequency of a network flow with ID s,
or the total number of packets belonging to flow s, as fs.
For the frequency estimation problem, we use the OnArrival
model [5], which requires an algorithm to estimate the flow
frequency for each new packet it sees, and evaluates the
estimation error upon each packet arrival. Formally, we reveal
packets in a stream (p1, p2, . . .) one packet at a time, and
on each packet arrival, with packet pt belonging to some
flow s. An algorithm Alg is required to provide an estimate
f̂s for fs , | {pi ∈ s|1 ≤ i ≤ t} | — the number of packets
belonging to flow s in p1, . . . , pt. We then measure the Mean
Square Error (MSE) of the algorithm, i.e.,
MSE(Alg) , 1
N
N∑
t=1
(f̂s − fs)2.
The top-k identification problem is defined as follows:
Given a stream (p1, p2, . . .) and a query parameter k, the
algorithm outputs a set of flows containing as many of the
k largest flows as possible. We denote the kth largest flow’s
frequency by Fk. When the algorithm outputs a flow set C, we
judge its quality using the standard Recall metric that measures
how many top flows it identifies:
Recall(C) , |e ∈ C : fe ≥ Fk|/k.
B. Existing Approaches
The Space-Saving algorithm: Space-Saving (SS) [28] is a
heavy hitter algorithm designed for database applications and
software implementations. Space-Saving maintains a fixed-
size flow table, where each entry has a flow identifier and a
counter. When a packet from an unmonitored flow arrives, the
identifier of the minimal table entry is replaced with the new
flow’s identifier, and its counter is incremented. Space-Saving
uses a sophisticated data structure named stream-summary
which allows it to maintain the entries ordered according
to counter values in constant time as long as all updates
are of unit weight.
Space-Saving was designed for database workloads, which
often exhibit a heavily concentrated access pattern, i.e. most
of the traffic comes from a few heavy hitters. In contrast,
networking traces are often heavy-tailed [5], [20]. That is, a
non-negligible percentage of the packets belong to tail flows
or those other than heavy hitters. Unfortunately, Space-Saving
works poorly on such workloads.
Optimization for heavy-tailed workloads: To deal with
heavy-tailed workload, Filtered Space-Saving [20] attempts to
filter out tail flows before inserting into flow table. It utilizes
a bitmap alongside a Space-Saving instance. When a packet
arrives, a hash function is used to map its flow ID into a
bitmap entry. If the entry is zero, it merely sets the entry to
one. Otherwise, we update the Space-Saving instance.
Maintaining additional data structures to filter tail flows
may be wasteful. Therefore, Randomized Admission Policy
(RAP) [5] suggests using randomization instead. When an
unmonitored flow arrives, it is admitted only with a small prob-
ability. Thus, most tail flows are filtered while heavy hitters
that appear many times are eventually admitted. Specifically,
if the minimal entry has a counter value of c, RAP requires the
competing flow to win a coin toss with a probability of 1c+1
to be added. The idea of RAP can be applied to the Space-
Saving algorithm for software implementations. For hardware
efficiency, the authors evaluate a limited associativity variant.
Unfortunately, the programming model of high-performance
programmable switches is too restrictive to implement these
algorithms directly. Specifically, Space-Saving evicts the min-
imal flow entry across all monitored flows, whereas the
architecture of programmable switches does not permit finding
(and replacing) the minimum element among all counters.
Even for the limited associativity variant of RAP, it is still
difficult to implement the randomize replacement after finding
the approximate minimum value, due to same-stage memory
access restriction.
High-performance switch algorithms: HashPipe [34]
adapts Space-Saving to meet the design constraints of the
P4 language and PISA programmable switch architecture [8].
The authors suggest partitioning the counters into d separate
stages to fit the programmable switch pipeline. They use d
hash functions that dictate which counter can accommodate
each flow on each stage. They first propose a strawman
solution, HashParallel, which makes each packet traverse all
d stages while tracking the minimal value among the counters
associated with its flow. If the flow is monitored, HashParallel
increments its counter. If not, it recirculates the packet to
replace the minimal entry among the d. The authors explain
that HashParallel potentially recirculates all the packets, which
halves the throughput.
Hence, they suggest HashPipe as a practical variant with
no recirculation. In HashPipe, each packet’s flow entry is
always inserted in the first stage. They then find a rolling
minimum — the evicted flow proceeds to the next stage where
its counter is compared with the flow monitored there. The
flow with the larger counter remains, while the smaller flow’s
entry is propagated further. Eventually, the smaller counter
on the dth stage is evicted. This allows HashPipe to avoid
recirculation but introduces the problem of duplicates — some
flows may occupy multiple counters, and small flows may still
evict other flows.
Flow Radar [25] is another P4 measurement algorithm that
follows a different design pattern. The main design difficulty to
overcome is the lack of access to a fully associative hash table
in programmable switches. While HashPipe and this work
implement a fixed associativity table using multiple pipeline
stages, FlowRadar potentially stores multiple flows within the
same table entry. That is, upon hash collision the new flow
identifier is XORed into the existing identifier. FlowRadar
works best when the measurement is distributed, where multi-
ple programmable switches can share their state to decode
flow entries. Initially, FlowRadar recovers all flow entries
that had no collision. Recovered flows are then recursively
removed from the data structure, enabling for more flows to
be recovered.
This approach is differentiated from our own as it attempts
to perform an accurate measurement and therefore requires
space which is proportional to the number of flows. In contrast,
our approach provides an approximation of the flow sizes, and
the required memory is independent of the number of flows.
Also, FlowRadar requires multiple measurement devices each
encoding a different subset of flows whereas our solution can
also be implemented on a single device.
Sampling: Instead of running algorithms in data plane, one
may also sample a fraction of packets and run sophisticated
algorithms elsewhere. This approach simplifies the hardware
implementation but the problem migrates elsewhere. Namely,
to process the samples in real time, we need additional com-
putation and bandwidth overheads. Also, achieving high mon-
itoring accuracy on smaller flows requires high sampling rate.
IV. DESIGN AND IMPLEMENTATION OF PRECISION
We now present several hardware-friendly adaptations that
address the restrictions imposed by RMT switch architecture.
A. From fully associative to d-way associative memory access
Building on top of Space-Saving [28] and RAP [5], we first
tackle the fact that a programmable switch cannot perform the
fully-associative memory access to evict the minimum item.
At any given pipeline stage, the algorithm can specify an index
Algorithm 1: HashPipe [34] heavy hitter algorithm
1 l1 ← h1(iKey) . Always insert in the first stage;
2 if key1[l1] = iKey then
3 val1[l1]← val1[l1] + 1;
4 end processing;
5 else if l1 is an empty slot then
6 (key1[l1], val1[l1])← (iKey, 1);
7 end processing;
8 else
9 (cKey, cV al)← (key1[l1], val1[l1]);
10 (key1[l1], val1[l1])← (iKey, 1);
11 . Track a rolling minimum;
12 for i← 2 to d do
13 li ← hi(cKey);
14 if keyi[li] = cKey then
15 . Read keyi ;
16 vali[li]← vali[li] + cV al;
17 . R/W vali ;
18 end processing;
19 else if [li] is an empty slot then
20 (keyi[li], vali[li])← (cKey,CV al) ;
21 . Read keyi, val ;
22 end processing;
23 else if vali[li] < cV al then
24 . Condition on vali; Violating Restriction I;
25 swap (cKey, cV al)⇔ (keyi[li], vali[li]) ;
26 . R/W keyi ;
to access some location in the register array. The switch may
allow accessing a small number of positions simultaneously
but definitely cannot compute a global minimum across an
entire register array.
We adopt the limited-associativity idea from HashParallel
and HashPipe [34] to approximately evict a small element, by
choosing the minimum across d randomly selected elements
from d separate register arrays. With this relaxation, we can
naturally spread the memory access across different hardware
stages, and at each hardware stage, we only access one mem-
ory location. Specifically, we use d independent hash functions
h1, . . . , hd to compute a different index for each stage, and
at each stage, we access the hi(key)th element of the ith
register array. Note that PRECISION performs d flow entry
reads, but it does not consume exactly d hardware pipeline
stages, as processing each read involves two branchings, and
costs three hardware stages. We also discuss how to reduce
the total number of hardware stages required in Section IV-F.
B. Simplified memory access
a) Why HashPipe violates RMT?: Although the design
of HashPipe has already satisfied many restrictions imposed
by RMT structure, its memory access pattern prevents us from
implementing it in today’s programmable switch hardware.
The high-level idea of the HashPipe algorithm (see pseudocode
in Algorithm 1) is to always evict the minimum out of d
elements, by “carrying” a candidate eviction element through
the pipeline. At each stage, we compare the counter read from
register memory with that of the carried element. Then, the
smaller of which is propagated further onward.
We now scrutinize the register memory access to different
arrays of HashPipe, as highlighted in Algorithm 1. If we
look at Line 14 and Line 25, they both access the register
array key holding flow identifiers. The single stage memory
access restriction requires that line 14 through line 25 would
be placed within the same hardware pipeline stage.
However, the execution flow is branched in line 23 based
on the values in another register array (val). Such branching
violates the limited branching restriction and may not be easily
implemented within a single hardware pipeline stage in today’s
programmable switches. Referring to the model presented in
[33], to implement HashPipe, the simple RAW 1 action atoms
at each stage are inadequate, and at least Paired 2 action
atoms are required. While the RMT architecture [9] does
not specifically define what features the action units need to
support, Paired action atoms are more expensive to implement
than RAW atoms and require 14x larger chip area than RAW
atoms [33]. We strive to design our measurement algorithm to
only require the simpler RAW atoms.
Without such atoms, it is difficult to conditionally update a
flow entry while simultaneously incrementing the correspond-
ing counters. As long as we place flow identifier and counter
in two separate register arrays, this seemingly innocuous set
of operations has some inevitable in-stage branching: if we
access flow identifiers first, we need to: (i) Read flow ID
from flow entry array; (ii) If ID matched, increment counter;
otherwise, compute some condition on the counter; (iii) If the
condition is satisfied, replace flow ID. This leads to a write
to flow entry register memory conditioned on reading from
another counter register memory. Therefore, branching within
the stage is inevitable.
Some may argue that we can cleverly rearrange the opera-
tions to mitigate the branching; however, even if we access the
counter first, we still encounter the same restriction: (i) Read a
counter from the counter register memory; (ii) Read flow ID;
if ID not matched, use the counter to decide whether to replace
flow ID; (iii) Write the incremented counter value, if the ID
matched. Again, the conditional write after reading another
register forces a branching within a hardware pipeline stage,
making it challenging to implement in today’s programmable
switches.
b) PRECISION’s solution: The implementation of PRE-
CISION is even more challenging. We decide to replace an
entry after knowing the minimum sampled counter value, but
we only know this value after reaching the end of the pipeline,
at which point it is too late to write to the register memory of
earlier stages.
We resolve this difficulty using the recirculation feature on
switches [4], [8], that allows packets to traverse the pipeline
again, removing all conditional branching for register access.
When a packet leaves the last stage of the pipeline, instead
1The RAW action unit is capable of Reading an element from register
memory, Add a value to it, and Write it back. See [33].
2The Paired action unit is capable of reading two different elements from
register memory, conditionally branch twice (two nested if s), perform addition
or subtraction to the elements, and write two new values back. See [33].
of leaving the switch, we may choose to bring it to the
beginning of the pipeline and go through all stages again. We
can use metadata to distinguish between recirculated packets
(which should be dropped) and regular packets that should be
forwarded to their next hop.
Using recirculation allows more versatile packet processing
at the cost of packet forwarding performance, as the recir-
culated packet will compete for resources with new incom-
ing packets. However, we believe it’s a necessary trade-off
to satisfy the no-branching-within-stage constraint for high-
performance programmable switches.
At the end of the pipeline, we ignore those packets al-
ready matched to flow entries and probabilistically recircu-
late the other packets using probability 1carry min+1 , where
carry min is the value of the minimum sampled entry.
The recirculated packet will evict and replace the minimum
sampled entry. It will traverse the pipeline again to write
its flow identifier into the corresponding register array when
it arrives at the right pipeline stage, and also update the
corresponding counter to a new value carry min + 1. In
expectation, for every unmatched packet we increased the
count for its flow by 1.
As a packet recirculates, it introduces a delay between the
point in which we chose to admit it, and when it writes its
flow ID on its second pipeline traversal. During this period
other packets may increment the counter, an effect that will
be overridden. Thus, the recirculation delay may have some
impact on PRECISION’s accuracy. The duration of such
delay is architecture-specific and depends on both the queuing
before entering the pipeline and the length of the pipeline.
In Section VI-B, we evaluate its impact on PRECISION’s
accuracy and show that PRECISION is insensitive to such
delay.
C. Efficient recirculation
We avoid packet reordering and minimize application-level
performance impact by using the clone-and-recirculate prim-
itive, which routes the original packet out of the switch as
usual, and drops the cloned packet after it finishes the second
pipeline traversal. This implies that in-flow packet order is
preserved and that a packet can only be recirculated once.
Since recirculated packets compete for resources with in-
coming packets, we would like to minimize the number of
recirculated packets. Fortunately, recirculation happens only
for unmatched packets, with a probability of 1carry min+1 ,
where carry min is the minimal counter value the packet
saw in all pipeline stages. Thus, recirculation becomes less
frequent as the measurement progresses and the counters grow.
In Section V we show that expected number of recirculated
packets is asymptotically bounded by the square root of the
number of packets.
We can further bound the expected recirculation ratio at the
beginning of the execution by initializing all counter registers
to a non-zero minimum value. For example, if we initialize
all counters to 100, we also set an upper bound 1% for
recirculation probability. In Section VI-C we show that adding
an appropriate initial value has a negligible accuracy impact.
D. Approximating the recirculation probabilities
Recall that the original RAP algorithm admits packets from
new flows with probability 1carry min+1 . Intuitively, a flow
needs to arrive carry min+ 1 times on average to capture a
counter with a value of carry min+ 1.
It is straightforward to achieve this probability if a random
arbitrary-range integer generator is available: we can gen-
erate an integer within [0, carry min] and check if it’s 0.
However, sometimes we can only obtain random bits from
programmable switch’s hardware random source, and this ef-
fectively limits us to generate random integers within [0, 2x−1]
range. Without the capability to do division or multiplica-
tion, we cannot accurately sample with desired probability
1
carry min+1 . As we show in Section VI-D, we can work
around this limit without affecting accuracy.
The most simple workaround is to only use probabilities
of the form 2−x. Achieving this probability is done by
comparing x random bits to zeroes. That is, we recirculate
unmatched packets with probability 1carry min+1 rounded to
the next smallest 2−x. This is a 2-approximation of the desired
recirculation probability. The recirculated packet will update
the counter to 2x. Rounding is achieved by using a ternary
matching over bits of carry min variable to find the highest
1 bit. The evaluation in Section VI-D shows that this method
has a noticeable but acceptable impact on accuracy.
We now introduce a tighter method for approximating the
desired recirculation probability. Inspired by floating point
arithmetic, we may decompose carry min + 1 = 2y ×
T, T ∈ [8, 16) and use a probability of the form 12y × 1bTc
to approximate 1carry min+1 . We can directly implement the
1
2y , while the
1
bTc is approximated by randomly generating
an integer between [0, 2N ] and comparing it against a pre-
computed constant b 2NbTcc, via a lookup table. Further, to avoid
non-integer number representation, we always increment the
counter value by 1 upon recirculation. This achieves a 9/8-
approximation of the desired recirculation probability. Our
evaluation shows that the accuracy gains are significant. Yet,
this method requires additional pipeline stages.
E. Putting all adaptations together
With all the aforementioned hardware-friendly adaptations
in mind, we assemble the PRECISION algorithm, which satis-
fies all hardware-imposed constraints of the RMT architecture.
Algorithm 2 is a pseudocode version of PRECISION. Line 1
reflects PRECISION’s d-way associative memory access, iter-
ating through each way. In Line 8 we increment the counter for
matched packets, while unmatched packets handled between
Line 15 and Line 19. We flip a coin in Line 17, and the 2-
approximation of recirculation probability manifests in Line
16. Recirculated packets update register memory correspond-
ing to their minimal entries. This is described between Line
20 to Line 24. We highlighted accesses to register memory
in color, note that registers are only accessed once per stage.
Algorithm 2: PRECISION heavy hitter algorithm
1 for i← 1 to d do
2 li ← hi(iKey);
3 ∗ Hardware stage iA: access keyi register;
4 if keyi[li] = iKey then
5 matchedi ← true;
6 ∗ Hardware stage iB : access vali register;
7 if matchedi then
8 vali[li]← vali[li] + 1;
9 else
10 ovali = vali[li]
11 ∗ Hardware stage iC : maintain carry minimum;
12 if (¬matchedi) ∧ (ovali < carry min) then
13 carry min← ovali;
14 min stage← i
15 if
∧d
i=1(¬matchedi) then
16 . iKey not in cache; do Probabilistic Recirculation.
new val = 2dlog2(carry min)e;
17 Generate random integer R ∈ [0, new val − 1], by
assembling dlog2(carry min)e random bits;
18 if R = 0 then
19 clone and recirculate packet;
20 if packet is recirculated then
21 i← min stage;
22 li ← hi(iKey);
23 keyi[li]← iKey . Hardware stage iA: keyi ;
24 vali[li]← new val . Hardware stage iB : vali;
25 Drop the cloned copy;
Each branching fits in a transition between hardware pipeline
stages, removing the need to perform in-stage branching.
F. Parallelizing actions to reduce hardware stages used
Algorithm 2 presented PRECISION in its most straight-
forward arrangement, iterating through the d-way in tandem,
while each uses three pipeline stages. This costs as much as
d×3 hardware pipeline stages for register memory reads. Since
the total number of stages is very limited, we explain how
to optimize the required number of stages further, and fit a
larger d on the same hardware. This optimization may also be
applicable to other algorithms with a similar repeated register
array access pattern.
Intuitively, each ‘if’ in the pseudocode is a branching, sep-
arating the algorithm into different hardware stages. However,
it may be possible to group independent stages and reduce the
total number of hardware stages needed.
In our implementation, PRECISION requires two branching
for each of the d ways. That is, it requires three pipeline stages
for each way. The stages in each way are:
Stage A: Read flow ID from flow entry array. (branching:
does entry’s ID match my ID?)
Stage B: Read/Update from the counter array. (branching: is
counter smaller than the current minimum?)
Stage C: Compute and “carry” the new minimum value.
If we indeed require three hardware stages for each pair of
flow entry array and counter array, a switch with X physical
stages can at most implement PRECISION with d = X/3.
This assumes that all pipeline stages serve for heavy-hitter
1 2 3 4 5 6
1 2 3 4 5 6
(a) Without stacking (b) Stacking actions to efficiently
use hardware pipeline stages
A B C A B C
A B C
A B C
A B C
Fig. 2: We reduce the number of pipeline stages used by
stacking together independent actions between different ways.
For d-way PRECISION, this reduces the number of pipeline
stages required from d× 3 to d+ 2.
detection. In practice, we would like to leave enough pipeline
stages for other network applications.
However, our algorithm does not have a hard dependency
between different groups of stages. If we denote the d ways
as 1, 2, 3 and the three pipeline stages for each action as
A, B, and C, we can observe that (for example) 2A and 1C
are independent. Thus, it’s not necessary to serialize every-
thing into the pattern shown in Figure 2(a). Instead, we can
“stack” operations from different groups together, as shown
in Figure 2(b). Specifically, reading the flow identifier for the
next flow entry array can be parallelized with incrementing
a counter for the previous way’s counter array and so forth.
Therefore, we can parallelize different execution stages of
multiple ways as there is no direct causal relation or data
dependency between stage action (i+1)B and iC , or between
(i + 1)A and iB . Thus, by using the stacking pattern shown
in Figure 2(b), we reduce the number of required stages to
implement d-way PRECISION from d×3 to d+2, amortizing
to one stage per way. 3
For a programmable switch with a limit of X hardware
stages, the actual maximum d we can implement will be
smaller, because we need extra stages before and after the
core algorithm for setup and teardown, such as extracting
flow ID and performing random coin-tossing. Furthermore,
a network switch will need to fulfill its regular duties like
routing, access control, etc., and would not devote all its
resources to the PRECISION algorithm. Nevertheless, we can
expect any commodity programmable switch to run the d = 2
version of PRECISION smoothly, alongside its regular duties.
When extra resources are available, we may increase d to
improve accuracy as shown in Section VI-A.
V. BOUNDING THE AMOUNT OF RECIRCULATION
Here we show a bound on the total number of packet-
recirculations. Our main result, Theorem V.3, shows that the
number of recirculated packets is sublinear. Combined with
3There is indeed a causal dependency between stage (i+1)C and iC when
computing the carried minimum value carry min, thus using only a constant
number of 3 hardware stages is not possible. Also, other hardware constraints
that limit the number of parallel actions in one hardware stage exists, but
these are less stringent than the limit on the total number of hardware stages.
our approach for setting initial values to counters to avoid high
recirculation ratio at the beginning, we maintain recirculation
at acceptable levels throughout the measurement. We first
present an auxiliary lemma about summing random variables.
The proof is deferred to the appendix.
Lemma V.1. Fix some p ∈ (0, 1], T ∈ N+ and let
X1, X2, . . . ∼ Geo(p) be independent geometric random vari-
ables with mean 1/p. Denote by Z , min{n ∈ N |
n∑
i=1
Xi ≥
T} the minimal number n such that the sum of X1, . . . , Xn
exceeds the threshold T . Then E[Z] = p(T − 1) + 1.
Next, we show a bound on the expected number of pack-
ets that would be sampled by a single-counter PRECISION
instance. For this, we denote by Xi the number of packets
between the time that the counter has reached a value of i and
the time it first reaches of i + 1. The proof is delayed to the
appendix.
Lemma V.2. Fix some T ∈ N+ and let
{Xi ∼ Geo(1/i) | i ∈ N} denote independent geometric
variables such that the expectation of Xi is i. Similarly to the
above lemma, let A , min{n ∈ N |
n∑
i=1
Xi ≥ T} denote the
number of variables needed to cross the threshold T . Then
E[A] ≤ 2√T .
We now present the main theorem. Note that here we
assume ideal random recirculation probability 1/i, and the
approximation techniques only reduce recirculation further.
Theorem V.3. Denote the number of packets in the stream by
N and the number of counters by C. The expected number of
recirculated packets is O(
√
NC).
Proof. For i ∈ {1, . . . , C}, let Ri denote the number of times
PRECISION recirculates a packet to update the i’th counter
and by R the overall recirculation. Next, let Ni denote the
number of times this counter was probabilistically modified
(that is, a packet traversed the entire pipeline, and this counter
was the minimal along its path). We have that
∑C
i=1Ni ≤ N
(this is inequality as some packets update their flow counter
and are surely not recirculated). According to Lemma V.2 we
have that E[Ri] ≤ 2
√
Ni. This gives
E[R] =
C∑
i=1
E[Ri] ≤
C∑
i=1
2
√
Ni ≤ 2
√√√√ C∑
i=1
Ni = 2
√
NC,
where the last inequality follows from the concaveness of
the square root.
VI. EVALUATION
This section presents an evaluation of PRECISION’s accu-
racy and adaptation mechanisms. We verified PRECISION us-
ing Barefoot’s Tofino emulator; however, due to performance
reasons, we could not use it for the actual evaluation. Instead,
we use Python to implement various measurement algorithms
and compare their accuracy. Python-based emulation also
allows us to manipulate hardware parameters freely, so we
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Fig. 3: Effect of limited associativity on the frequency
estimation error and top-k recall, on CAIDA trace. Using
d = 2-way is a right balance between achieving good accuracy
and saving pipeline stages usage.
can independently manipulate each hardware restriction. We
start by studying the effect of each hardware restriction on
PRECISION’s accuracy. Next, we compare PRECISION to
related work, including HashPipe [34], as well as Space-
Saving [28] and RAP [5] that are not directly implementable
on programmable switches.
Our evaluation utilizes the following datasets:
CAIDA: The CAIDA Anonymized Internet Trace 2016 [3] (in
short, CAIDA). Data is collected from the ‘equinix-chicago’
Internet backbone link and contains a mix of UDP, TCP,
and ICMP packets. We used packets’ Source-Destination IP
address pair as their flow ID.
UWISC-DC: A data center measurement trace recorded at the
University of Wisconsin [6].
UCLA: The University of California, Los Angeles Computer
Science department packet trace (denoted UCLA) [23]. We
also tested our algorithm using synthetic trace with Zipf
distribution and observed similar results.
All experiments were performed with 2 million pack-
ets using a software emulated version of PRECISION,
and we repeated each experiment 10 times.
A. Limited associativity
We start with the frequency estimation problem and measure
OnArrival error. In this measurement, we evaluate PRECI-
SION with a varying number of ways (d) and use the same
amount of total memory for all trials. Our results in Figure 3a
show that for this problem 1-way associativity (d = 1) is a bit
too low, but 2-way is already reasonable and further increasing
d has diminishing returns. Figure 3b evaluates how d affects
the Recall in top-k problem, using 512 counters to find top-
128 flows. In this metric, we see that associativity is more
important than in frequency estimation. d = 2 requires up to
2× more counters than d = 16 to achieve the same recall.
Changing to smaller or larger k yields similar observation.
We conclude that limited associativity incurs minimal ac-
curacy loss in frequency estimation and is more noticeable in
top-k. Our suggestion is to use d = 2 as it achieves the right
balance between accuracy and the number of pipeline stages.
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Fig. 4: Effect of the delayed update on the frequency
estimation error and top-k Recall, on CAIDA trace. Even a
delay of 100 packets has minimal impact on the accuracy.
B. Entry update delay
We now evaluate the impact of update delay between the
decision to recirculate and the actual flow entry update. Instead
of using empirical evidence on one particular programmable
switch, we simulate various possible delay values in terms
of pipeline length. Figure 4a shows results for the MSE
(Mean Square Error) in the frequency estimation problem and
Figure 4b shows the Recall in top-k problem when trying
to find the top-128 flows. As can be observed, the lines are
almost indistinguishable. That is, update delay has a minor
impact on accuracy for both metrics, even for a delay of 100
packets. We assume that practical switching pipelines would
have shorter recirculation delays, as today’s programmable
switches have much less than 100 stages. A possible reason
for this insensitivity to update delays is that replacing flow
entries is already a rare and random event. Thus, the actual
replacement time barely affects the accuracy even if it slightly
deviates from the decision time.
C. Initial value
We now evaluate the impact of having an initial value larger
than zero set to all counters. Intuitively, the initial value limits
the number of recirculated packets, but also requires some time
to converge. This is because having a non-zero initial value
means that we need to see more unmatched packets before
we claim an entry — even if that entry is empty. Figure 5a
show results for the frequency estimation metric. As can be
observed, the initial value does affect the accuracy, and the
effect is small until initial value 100, but initial value 1,000
causes a large impact. A similar picture can be observed in
Figure 5b that evaluates Recall in the top-128 problem using
512 counters. As depicted, initial value also has a little impact
up to 100, but an initial value of 1,000 results in a poor Recall.
Figure 5c completes the picture by showing the change
of the Recall over time when trying to find top-128. As
shown, the convergence time is inversely correlated with the
initial value. In most cases, 1 million packets are enough for
converging with an initial value of 100. We observed similar
behavior for different packet traces. It appears that an initial
value of 1,000 requires more packets to converge.
We conclude that a small initial value has a limited impact
on the performance when the measurement is long enough.
To facilitate quick convergence, we suggest an initial value
of 100, as it seems reasonable to upper bound recirculation
to at most 1% of the packets, and the convergence time is
shorter than 1 million packets, which translates to less than
one second on fully-loaded 10 Gbps links.
D. Approximating the desired recirculation probability
We now evaluate the impact of only using random bits
as random source. This limits us to approximate the ideal
recirculation probability 1carry min+1 with a probability of the
form 2−x or 2−y × 1bTc . Figure 6 shows results for frequency
estimation problem (a) and (b), and for the top-k problem (c)
and (d). We evaluated four variants: “NoAdaptation” is the
algorithm without any hardware-friendly adaptation beyond
limited associativity; “2-Approximate” is the variant added
with an approximate recirculation probability of 2−x form;
“PRECISION (2-Approximate)” is the standard PRECISION
algorithm with all other hardware-friendly adaptations also
added; and “9/8-Approximate PRECISION” is the PRECI-
SION algorithm using the 2−y × 1bTc form of approximate
recirculation probability.
For frequency estimation, the 2-approximation in recir-
culation probability increased the error noticeably, possibly
due to counters are always bumped to the next power of 2
when replacing a flow entry, causing some overestimation.
Meanwhile, using the 9/8-approximation is almost as accurate
as having no restriction on the recirculation probability.
For the top-k problem, we continue with our ongoing
evaluation of how many counters are needed to identify the
top-32 flows. Notice that recirculation probabilities are less
impactful in this metric and in the worst case we only need 2×
as many counters as NoAdaptation to achieve the same Recall.
It is surprising at first to notice that approximating the
recirculation probability has a minimal performance impact
in the UWISC-DC trace for the top-k metric. The reason is
the highly-concentrated nature of this trace. In such workload
where heavy hitters dominate, the sizes of tail flows are too
small compared with the large counters maintained for heavy
hitters, thus the tail flows have little chance to evict heavy
hitters regardless of how we approximate probability.
E. Comparison with other algorithms
Next, we evaluate PRECISION with d = 2 and compare it
with Space-Saving [28], and HashPipe [34] with d = 2, 4, 8
associativity. Similarly, we also compare with a 2-way set
associative RAP [5]. Note that RAP was originally designed
with a less restrictive programming model, and PRECISION
adapts it to the RMT architecture.
Figure 7 shows results for the frequency estimation and top-
k problems. Figures 7(a)-(c) shows that, for the frequency
estimation problem, 2-way RAP and Space-Saving are the
most accurate algorithm. They are followed by PRECISION,
which is orders of magnitude more accurate than both versions
of HashPipe.
PRECISION requires at most a factor of 4× increase in
memory to match the accuracy of RAP. The performance gap
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Fig. 5: Effect of initial value on the overall frequency estimation error and top-k recall, on CAIDA trace. An initial value of
100 leads to fast convergence and does not hurt accuracy, while upper-bounding recirculation to 1%.
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Fig. 6: The effect of approximating the recirculation probabilities on the accuracy for frequency estimation and top-32.
between them is mostly due to approximating the desired recir-
culation probabilities (recall that PRECISION uses by default
the 2-approximation approach). Additionally, PRECISION is
over 1000x more accurate than different versions of HashPipe,
whose performance stagnates as more memory space is pro-
vided. Thus, we conclude the frequency estimation evaluation
by saying that PRECISION is a dramatic improvement over
HashPipe and is not much worse than the state-of-the-art
algorithms despite its restricted programming model.
Figures 7(d)-(f) show the Recall performance for the top-
k problem. In our top-32 setup, we see similar trends in
all the traces, in which the best Recall is achieved by the
2-way RAP algorithm followed by PRECISION and Space-
Saving. The algorithm with the lowest Recall is HashPipe.
We see that the 9/8-approximate probability variant of PRE-
CISION is on par with Space-Saving and not far behind
2-way RAP. PRECISION yields similar performance in all
traces and requires at most 2× more space than RAP or
Space-Saving. Compared to HashPipe it requires up to 32×
less space for the same Recall.
VII. CONCLUSIONS
This paper outlined the programming capabilities of the
recently developed RMT high-performance programmable
switch architecture. We used the heavy hitter detection prob-
lem as an example and exposed the capabilities and restric-
tions relevant for designing efficient counter-based algorithms
within this architecture. The need for our study is emphasized
as we showed that the previously suggested HashPipe algo-
rithm, tailored for the P4/PISA pipeline programming model,
does not satisfy all the restrictions and may thus be challenging
to implement on high-performance programmable switches.
By understanding these restrictions, we introduced PRECI-
SION, a heavy hitter detection algorithm for high-throughput
programmable network switches. We successfully compiled
PRECISION to the newly released Barefoot Tofino switch
which is capable of Tbps-scale aggregated throughput. PRE-
CISION probabilistically recirculates a small fraction of the
packets for a second pipeline traversal. We bounded the
amount of recirculation to a small (e.g., 1%) portion of the
packets to achieve a negligible impact on throughput along
with competitive accuracy compared to previous algorithms.
We studied the impact of each RMT architectural restriction
on the empirical accuracy. While most restrictions had a
minimal effect on the accuracy, the lack of access to an
unrestricted random integer generator had a noticeable impact
on accuracy. Therefore, we also implemented better approxi-
mation for random recirculation probability within the RMT
restrictions. We showed that this capability mitigates most of
the accuracy loss at the expense of extra hardware resources.
We performed an extensive evaluation using real and
synthetic packet traces. We showed that PRECISION out-
performs recently suggested alternatives for programmable
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Fig. 7: Comparative evaluation of the frequency estimation and top-32 problems.
switches [34]. Specifically, it is up to 1000× more accurate
when estimating the per-flow frequency and reduces the re-
quired space to identify the top 128 flows by a factor of
up to 32 compared to HashPipe. We also positioned PRECI-
SION compared to the state-of-the-art software algorithms and
showed that it has a similar accuracy compared to the popular
Space-Saving algorithm. Moreover, we showed that PRECI-
SION requires at most 4× more space than RAP when using
a naive 2-approximation for recirculation probability, and at
most 2× more space with an improved 9/8-approximation.
To the best of our knowledge, PRECISION is the first
heavy hitter detection algorithm tailored for the RMT archi-
tecture. Overall, this work is an important step forward for
measurements on high-performance programmable switches
as we can now perform heavy-hitter measurements at Tbps-
scale aggregated throughput and still benefit from competitive
accuracy compared to the state-of-the-art algorithms. Further,
we hope that our detailed case study of adapting a measure-
ment algorithm to the RMT architecture would be useful for
implementing various algorithms on such switches.
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APPENDIX A
PROOF FOR BOUNDS ON THE AMOUNT OF RECIRCULATION
Proof for lemma V.1. For n ∈ {1, . . . , T}, let Sn ,∑n
i=1Xi denote the sum of the first i random variables. Next,
let Y , | {1, . . . , T} \ {Sn | n ∈ {1, . . . , T − 1}} | denote the
number of integers between 1 and T that are not a sum of
prefix of the Xi’s. Observe that since the variables Xi are
i.i.d., geometric variables, we have that Y ∼ Bin(T − 1, p);
that is, Y is a binomial random variable with mean p(T − 1).
But observe that the value of Z is simply one plus the
number of n values for which Sn < T . This establishes that
E[Z] = 1 + E[Y ] = p(T − 1) + 1.
Proof for lemma V.2. Intuitively, since E[Xi] = i and∑n
i=1 i = O(n
2), we can expect that Ω(
√
T ) variables are
needed to cross the T threshold. To prove this, first notice that
we are looking for an asymptotic bound rather than computing
the expectation exactly. This allows us to “ignore” the first
√
T − 1 random variables. Formally:
E[A] ≤
√
T − 1 + E
min
n ∈ N |
√
T+n∑
i=
√
T
Xi ≥ T

 .
(1)
Next, let X ′√
T
, . . . , X ′T ∼ Geo(T−1/2) denote a set of
i.i.d. geometric variables (independent of X1, . . . , X√T ) with
expectation of
√
T . Notice that for i ≥ √T , we have that the
parameter for Xi is smaller than that of X ′i . Together with (1),
this allows us to further write:
E[A] ≤
√
T − 1 + E
min
n ∈ N |
√
T+n∑
i=
√
T
X ′i ≥ T

 .
(2)
Finally, we use Lemma V.1 to write
E
[
min
{
n ∈ N |
√
T+n∑
i=
√
T
X ′i ≥ T
}]
=
√
T + 1. Together
with (2) we conclude that E[A] ≤ 2√T .
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